The challenges in the current design process for consumer electronics products include greater complexity and stiff time-to-market pressure, which has led to the usage of reusable intellectual property (IP) cores (such as JPEG and MPEG) as a sustainable solution. This has led to the domain of IP protection for anti-piracy as an important subject of research for a system design. Watermarking is expected to provide the best protection of authorship when applied at higher levels, i.e., during high-level synthesis. It is also well acknowledged that watermark insertion is non-trivial, as it is very difficult to choose a strong signature that results in higher security and less area overhead among available design solutions. This paper presents a novel multi-variable signature encoding for embedding a dynamic watermark in an IP design during architectural synthesis that provides enhanced security against typical attacks. Owing to the involvement of multiple (four) variables in the proposed signature, it is difficult to realize the signature without complete encoding knowledge of the four variables. Second, our approach aims to optimize the embedding cost of the watermark by exploring a low-cost solution through particle swarm optimization-driven design space exploration based on area-delay constraints. Comparison with a recent technique indicated that our watermark incurs lower embedding cost, lower runtime, and less storage hardware.
I. INTRODUCTION
In order to meet the future design challenges of higher complexity as well as rising time to market pressure in the domain of consumer electronics, reusable intellectual property (IP) cores (such as JPEG, MPEG etc.) [1] have become a viable solution. It is a well-known fact that due to heavy increase in demand of applications and advanced silicon technology, the design productivity falls short in keeping pace. IP cores are considered apt for such problems, as it allows re-usability in designs. However, IP cores should include robust protection mechanisms to prevent ownership conflict [2] - [12] .
Intellectual property refers to creation of intellect for which the law provides monopoly right to the owner. Though there have been many IP protection [13] mechanisms such as patents, copyrights, trademark, trade-secret, industrial design rights etc., to secure authorship, however none of these mechanisms are capable of providing protection of reusable IP cores. In such a scenario, reusable IP cores can be protected by embedding a vendor watermark. A watermark in context of IP core, is a hidden signature of the vendor, embedded in the design. A watermark should be such that it not only provides vendor protection but also retains the correct functionality of the design. Additionally, a watermark must not be easy to be changed and tampered by an adversary. Finally, a watermark must not result in excess hardware overhead, power etc. i.e. the final cost of the watermarked solution should be as minimal as possible [2] , [3] .
High level synthesis (HLS), comprising of sub-tasks such as scheduling, allocation, binding etc. [14] - [18] , plays a major role in designing of digital IP cores. We plan to embed dynamic watermark in the register allocation step of HLS through a multi-variable encoding approach during design of reusable IP cores. However embedding a watermark in the register allocation step during HLS is non-trivial as it may incur hardware overhead. Additionally, due to existence of numerous competitive design solutions in the design space, choosing an appropriate solution to embed the watermark is highly complex [2] . This is because each solution in the design space may result in different latency and hardware area. Selecting an arbitrary solution for embedding a watermark may result in violation of user specified latency and area constraints for the design. Therefore, DSE of an optimal watermark is crucial. In the proposed approach, multivariable signature is employed as encoded message, which is dynamic in nature. The signature, as encoded message, may be available in encrypted form by using standard cryptographic technique. Our signature is multi-variable as it employs four independent variables to encode vendor's signature in the design. Moreover it is dynamic as the watermarking constraints are chosen as pre-processing step in HLS. The watermarking constraints represent the hidden signature of the vendor, which act as additional constraints to be imposed besides the regular constraints of the design. Therefore, an optimal embedded watermark should be a low-cost solution that satisfies the additional watermarking constraints besides user constraints. This paper proposes a novel multi-variable approach for protection of reusable IP cores during HLS, that works in conjunction with a particle swarm optimization (PSO) driven DSE methodology for exploration of an optimal dynamic watermark.
Threat Model: The targeted threat models for the proposed work are: false claim of ownership problem in reusable IP cores and possible attacks of embedding unauthorized signature and tampering.
Target Technology/Platform: The proposed watermarking approach can be easily integrated with the current generation of EDA tool sets. Our method can be easily adopted by current and future set of design tools, which use either hardware description language (HDL) or high level language for IP generation. In other words, the proposed watermarking methodology applies to the protection of both hardware and software IP [19] . Our method not only allows the designer to embed a robust multi-variable signature into the design but enables exploration of an optimal watermarked solution.
A. BACKGROUND ON WATERMARK
A watermark is a signature (or mark) that has the following six attributes:
• It is embedded into an artifact (e.g. text, image, video, audio etc.) or into an IP design (hardware, software, algorithm etc.);
• Must have the capability to identify the owner/creator of the design;
• Should be robust and difficult to remove as well as detect the attack;
• Should be resilient against typical attacks such as: a Ghost signature b Tampering
• Runtime consumed to embed a watermark (with owner's strong signature) into the design should not be long. This is typically important when exploration of an optimal watermarked solution's trade-off is intended between various candidate solutions in a design space;
• Signature detection at genuine receiver's end should be smooth (not difficult) for the receiver who has full knowledge of the signature encoding rule [2] , [7] . Although, above attributes are universally applicable for artifact watermarking and IP watermarking, however there is a significant difference between the two. Artifact watermarking incorporates the owner's signature into a given artifact without considering preservation of correctness or functionality. This is possible in practice because human auditory and visual systems allow such imperfections without being detectable. On the contrary, IP watermarking does not allow any minor change in the correctness or functionality of the IP during signature insertion [20] . This makes IP watermarking very demanding, as the hidden signature to be inserted must preserve the correctness and functionality of the design as well as be robust against typical attacks such as tampering. Therefore, a key requirement is to impose watermarking constraints as additional constraints into the IP, such that it uniquely encodes the author's hidden signature. Our multivariable encoding approach for signature insertion during HLS not only satisfies the aforesaid key requirement, but also explores an optimal watermarked solution that satisfies the user constraints of area and delay budget. Through our approach we therefore reveal. how can the ownership of creators of reusable IP cores be protected (say in case of IP piracy) by applying optimal dynamic watermarking during HLS.
II. RELATED WORK
Watermarking schemes for IP protection have been recently proposed by researchers at the lower level of design abstraction. For example, authors' in [21] presented a power watermark technique for the FPGA cores. In this approach the signature is detected at the power supply pins of the FPGA. With this approach it is possible to read the watermark only with a given device without any other information from the vendor of the product. In [22] a hierarchical watermarking method for FPGA IP protection has been presented. The authors' embed the watermark into the netlist and bitstream of the design. In this way, an embedded watermark is propagated entirely through the design flow. Authors in [23] proposed a power watermarking method that detects signature (watermark) at the power supply pins of the FPGA. They integrated the signature into functional parts of the watermarked core, and detected it from a voltage trace with high reliability. However, watermarking for IP protection at higher abstraction level viz. behavioral/architectural level has not been proposed in the above approaches and very limited literature VOLUME 4, 2016 exists in this area. For example, so far watermarking at behavioral level has been implemented in only three works [2] , [3] , [24] .
In [2] and [3] , authors' use only a combination of 0 and 1 to encode their signature in the form of additional edges in the colored interval graph. Since the approach uses combination of two variables, hence it is vulnerable to signature tampering. Secondly, given that numerous competitive solutions are available in the design space, selection of a design solution for watermarking that does not violate user specified area and latency budget is non-trivial. This is because in general, embedding a watermark may result in area overhead. Therefore, it is crucial to consider the effect of this area overhead while selecting a watermarked solution. This aforesaid aspect has not been considered in [2] and [3] . Moreover there exists no work that explores a low-cost dynamic watermark based on multi-variable signature during behavioral level. In [24] , an in-synthesis IP watermarking technique has been presented. The approach uses marking based on mathematical relationships between numeric values as inputs and outputs at specified times. The proposed work however embeds signature during HLS as a pre-synthesis step through multi variable signature encoding.
Besides, the watermarking techniques for IP protection discussed so far, there are few other non-watermark type of IP protection mechanisms available in the literature. For instance obfuscation is a mechanism by which it accepts a circuit as input and produces a new representation of it, which has the same functionality as original [25] . Additionally, reverse engineering is a popular approach, which is capable to extract the original data from a set of attributes of available data, hardware or software. Moreover in [26] , authors' presented a design methodology for hardware IP protection using netlist-level obfuscation. Additionally, computational forensic engineering (CFE) has been proposed in [27] for IP protection. CFE does not depend on watermarking. It rather assesses the given IP and tries to judge the likelihood whether it was generated by a well-known source [27] . Besides, IP metering [28] , has been used to identify the difference between a genuinely manufactured integrated circuit and its unauthorized duplicate. In hardware metering, [29] for IP protection, a unique ID is programmed in the design of the IP, which enables in distinguishing between an authorized and unauthorized copy. This unique ID is generally an alteration made through a different register allocation or scheduling. As a result, datapath remains the same, however controller is slightly changed. This unique reconfigured controller is programmed at the end to provide a unique ID for every manufactured chip. Since the schemes discussed in this paragraph are all non-watermark based IP protection type, hence they are vastly distinct than the proposed approach.
Therefore we advance the state-of-the-art in the area of watermarking for IP core protection, by proposing a novel multi-variable encoding scheme. We enumerate the novelties of our proposed approach below.
A. NOVELTIES OF THE PROPOSED WORK
• Multi-variable signature encoding scheme for embedding a dynamic watermark that enables reusable IP core protection.
• PSO driven DSE methodology for exploration of a low embedding cost optimal dynamic watermark that satisfies user constraints of hardware area and latency.
• Capability to embed any size watermark into an IP design within an acceptable runtime.
• The watermarked solution selected for embedding in an IP will have minimal hardware overhead in terms of switching devices (multiplexer) required during implementation.
III. PROPOSED METHODOLOGY: EXPLORING LOW COST OPTIMAL DYNAMIC WATERMARKING DURING HIGH LEVEL SYNTHESIS FOR REUSABLE IP CORE PROTECTION
This section will present details of the proposed approach.
A. PROBLEM FORMULATION
Determine an optimal design solution for watermark,
, by exploring the design space of a given data flow graph (DFG) that not only satisfies user specified constraints but also minimizes the overall watermarked solution cost. The problem can be formulated as follows:
Subjected to: A T ≤ A cons and L T ≤ L cons and IP security through dynamic watermarking.
B. PROPOSED AREA MODEL
Total area consumed (A T ) by a watermarked solution is given by the following model:
Area comprises of components due to hardware resources, interconnect units, and storage units due to overhead incurred from buffering during storage of operation output.The area is evaluated with respect to module library according to CMOS 90nm technology node (adopted from [30] and [31] ).
C. PROPOSED DELAY MODEL
Total delay of a watermarked solution is given as:
where 1 ≤ i ≤ n. (Here, i represents the respective operations, and n is the maximum value of node). The delay model is based on the latency values of each functional hardware described at 90nm technology scale [32] . 
D. PROPOSED SIGNATURE ENCODING
For the purpose of embedding a watermark, additional constraints need to be imposed in the design during one of the HLS tasks. The HLS task chosen in the proposed approach for inserting the additional watermarking constraints is register allocation step. Register allocation in HLS is found by the concept of colored interval graph, where the nodes of the graph represent storage variables and the edges represent existence of overlapping lifetime between variables. In other words, if the lifetime of two variables overlap, then there will be an edge between the same. Having an edge between two storage variables of a colored interval graph indicates that a common register cannot be allocated for storing two storage variables.
Watermarking constraints are applied in the register allocation step of HLS by adding additional constraints in the form of additional edges between the nodes of a colored interval graph. Any number of additional edges (constraints) can be added in the register allocation step. The more the number of edges (constraints), greater is the security of the signature. Adding these additional edges as watermarking constraints, indicate that the storage variables of a colored interval graph are forced to execute through distinct registers. However these additional watermarking constraints have to be specified through owners hidden signature. Therefore it becomes necessary to design a robust signature scheme and strong encoding mechanism. The following paragraph discusses our multi-variable signature for creation of watermark. First let us discuss the significance of multi-variable signature scheme. Our proposed scheme for signature creation comprises of four different variables in contrast to two variables used by previous approach. A signature created with a combination of four independent variables is much more robust and stronger compared to a two variable signature.
With the combination of four variables in the signature, the owner has the choice of selecting a signature with any random combination of the above four variables where every variable maps onto a suitable watermarking constraint based on our encoding mechanism. In other words, each variable of our signature maps onto a certain edge pair, as every watermarking constraint is added in the form of an additional edge. To find the corresponding edge (between node pair) of a variable present in the signature, the following encoding mechanism is proposed:
• i = encoded value of edge with node pair as (prime, prime)
• I = encoded value of edge with node pair as (even, even)
• T = encoded value of edge with node pair as (odd, even)
• ! = encoded value of edge with node pair as (0, any integer).
E. PROPOSED PROCESS FOR WATERMARK CREATION IN IP CORE USING MULTI-VARIABLE SIGNATURE
The decoding rules of the encoded signature have been discussed in the prior sub-section. Subsequently, this sub-section discusses the process of watermark creation based on the signature to be embedded. The steps of watermark creation, as pre-processing steps, during register allocation in HLS are described below: watermark in the colored interval graph. h Modify the controller design of the IP on the basis of created watermark. After the above steps are followed, a dynamic watermark is embedded into the reusable IP core based on a desired signature, chosen by the owner. The watermark is embedded into the register allocation step of HLS of a reusable IP design. Each watermark constraint (additional edge added in register allocation step) embedded in the controller design additionally prohibits same register allocation of two register variables. This type of watermarking thereby does not affect the correctness and functionality of the design.
F. MOTIVATIONAL EXAMPLE FOR EMBEDDING DYNAMIC WATERMARK
This section employs a motivational example to describe our signature and watermark creation process. Figure 2 shows the scheduling of a sample DFG based on given resource configuration of (3 multipliers, 1 adder) as input. The respective storage variables are indicated at each time step viz. v0, v1, v2, v3, v4, v5, v6 and v7. The number of time steps required are three. As discussed previously, once the scheduling and storage variable assignment is complete, a colored interval graph is created to find the minimum number of registers required for allocation as shown in Figure 3 . Subsequently, the controller is designed as shown in Table 1 . Then storage variables are sorted according to their increasing number (and a list is prepared to hold the sorted order). The desired n-digit owner signature is created and it is decoded (information on additional edge are derived) using the steps (d)-(h) discussed in prior sub-section. For example, a desired 6-digit signature: "i i I ! T I" and its corresponding additional edges of a colored interval graph is shown in Table 2 . The respective colored interval graph with the inclusion of additional edges (watermarking constraints) are shown in Figure 4 . As seen in Figure 4 , four additional edges have been added as watermarking constraints on register allocation. Although in the signature there are six additional edges to be added, however, by coincidence two edges were already added by default from before (i.e. edges between (0, 1) and (1, 2)). Hence, the constraints for these two edges are satisfied by default. Therefore, the goal is to satisfy the other four remaining constraints in the register allocation step. Based on the new edges added (2, 3), (2, 4), (2, 5) , (2, 6) in the graph, the controller in Table 1 needs to be modified to include these constraints. Inspection of Table 1 reveals that conflict exists between variables (2, 4) i.e. storage variables (2, 4) are allocated to the same register (green). However since the watermarking constraint do not allow allocation of (2, 4) to same register, hence storage variable 4 needs to be swapped with some other variable in the same time step. Scanning from left to right in time step 1 of Table 1 , shows swapping between 4 and 3 results in conflict between (2, 3) (since (2, 3) is not allowed to be allocated to same register). Similar conflict occurs when 4 and 5 is tried swapping. This is because after swapping 2 and 5, it will have conflict (as (2, 5) is not permitted to be allocated to the same register as per watermarking constraints). Hence, the only possibility left is to allocate storage variable 4 to a new register (maroon), to avoid conflict with 2. On account of this, in Figure 4 , variable v4 is colored/assigned with new maroon register. The modified controller with watermarking constraints embedded (comprising of owner's signature) is shown in Table 3 . As evident due to insertion of watermark in the controller design of IP, it resulted in slight area overhead, due to increase of an extra register (maroon). 
G. MOTIVATION FOR PERFORMING DESIGN SPACE EXPLORATION OF AN OPTIMAL WATERMARK
DSE is a process of performing trade-off between orthogonal parameters and exploring an optimal solution from a set of innumerable competitive design alternatives of assorted nature but same functionality. In case of IP protection using dynamic watermarking, performing trade-off is extremely critical. This is because among the various competitive solutions' present in the design space, selecting a low-cost solution for embedding watermark is non-trivial. Choosing a solution without performing trade-off affects latency and area of the final IP design. This is because every candidate design solution used as watermark impacts latency and area in a different way. Further, insertion of watermark may result in area overhead. All the aforesaid factors need to be accounted before deciding a solution for inserting a watermark that yields lowest cost (in terms of hardware area and latency) amongst the competitive solutions' available. For example, Figure 5 shows the orthogonal condition for band pass filter (BPF) benchmark with respect to hardware area and latency for all the potential design solutions'. As evident from the graph, with increase in number of resources, the area of watermarked solution increases, with parallel decreasing trend in latency value (since some of the watermarked solutions' may have some latency due to lack of availability in parallelism between operations). An optimal watermark explored through an intelligent DSE process not only satisfies the user specified upper bounds of latency and hardware area but also ensures that a low-cost solution is found. In our work, we have iteratively explored new solutions', applied dynamic watermarking through that in the IP design and evaluated the fitness of the resultant watermarked solution with respect to the latency and area constraints provided. This process of DSE is repeated until an acceptable quality (lowcost) watermarked solution is found. The details of the DSE framework for optimal watermark generation are proposed in the upcoming sub-section.
H. OPTIMIZING THE SWITCHING DEVICES USED IN WATERMARKED SOLUTION: A MOTIVATIONAL EXAMPLE
An IP design includes switching devices such as multiplexers used during sharing of functional units and registers. As discussed before, embedding a watermark in an IP design may result in area overhead in terms of extra registers as well as switching devices. It becomes useful to optimize the size/quantity of multiplexers used in a watermarked solution, as it contributes to the reduction of final hardware area. For accomplishing the task we perform some simple optimization to the controller design of the IP before a watermark VOLUME 4, 2016 is embedded. For example a DFG is shown in Figure 6 , which requires 14 storage variables (v0-v13) and consumes 6 control steps. The corresponding controller (before watermarking) is shown in Table 4 . As evident, five registers are required in the register allocation phase. Further, for sharing of registers, the respective multiplexers are indicated in the Table 4 . In this controller, we apply some simple optimization called "re-allocation of storage variables" to reduce the size of the multiplexers needed. As seen in Table 4 , storage variables v1, v7, v13 are assigned to register green (G) on sharing basis. This accounts to using a 4: 1 mux for this register in the datapath. Similarly, storage variables v2, v6, v10, v11, v12 are assigned to register red (R) on sharing basis. This accounts to using an 8: 1 mux for this register in the datapath. However simple observation reveals that three inputs for 8:1 mux remain un-utilized, due to sharing of only five storage variables. Therefore by performing re-assignment of storage variable v13 from register G to register R reduces size of the multiplexer required for register G, while keeping the multiplexer size of register R still intact. As a result, v1, v7 remain assigned to register G (resulting in reduced 2:1 mux) and v2, v6, v10, v11, v12, v13 are assigned to register R (using same 8:1 mux) as shown in optimized controller Table 5 . Similar possibilities are explored in the controller design before watermarking is embedded to optimize the switching devices for area reduction. Once optimized controller is obtained, then our multi-variable signature is inserted in the form of an embedded watermark. By inserting the signature after this optimization allows the final watermarked controller design to also remain optimized in terms of switching devices for most benchmarks.
I. PROPOSED PSO -DRIVEN DSE FRAMEWORK FOR OPTIMAL DYNAMIC WATERMARK
Our DSE methodology is driven through PSO process [18] , [33] for generation of an optimal watermark based on user specified area-latency constraints (shown in Figure 7 ). PSO as exploration framework during high level synthesis is considered more suitable than other optimization algorithms such as Genetic Algorithm (GA), hybrid GA, Simulated Annealing (SA) and Bacterial Foraging Optimization Algorithm (BFOA) because they do not introduce enough stochasticity into the exploration process as well as are computationally expensive. Moreover, SA produces inferior quality solutions'. A* algorithm on the other hand, is expensive is nature since it calls multiple function calls and requires a large amount of space as the each function state needs to be stored on system. Following are the reasons for choosing PSO as the exploration framework for low-cost optimal watermarking.
• higher adaptability and faster convergence [34] .
• It had been proved in the recent literatures [33] , [34] that clinically pre-tuned PSO framework provides better quality results and faster exploration during DSE over evolutionary algorithms such as GA. • PSO driven DSE provides guided/adaptive searching such as change in directions using velocity vector when a certain search path is found unproductive [34] .
• PSO contains control parameter such as inertia weight, which if linearly decreased within the range of [0.9 0.1] during the search process, assures a clinical balance of exploration-exploitation yielding high quality solution [34] , [35] .
• PSO contains control parameter called acceleration coefficient, which enables the right balance between cognitive and social best of the solution [35] .
The most important blocks of a PSO-DSE involve particle encoding, velocity determination, clamping (for velocity), determination of local and global best positions and stopping criterion. Let us briefly introduce each as follows: Particle encoding is a vital factor for reaching an optimal solution (the encoding process is discussed later). The velocity determination block includes components such as inertia weight (which considers the impact of previous velocity during velocity evaluation in current iteration), cognitive factor and social factor (which balance the search process between local and global best positions found so far using variables called acceleration coefficients). The local and global best determination blocks find the best particle position amongst its past visited ones and best amongst the entire swarm. Clamping of velocity is required to prevent swarm explosion and control unwarranted drift. Finally, the stopping criterion decides the terminating point of the process. The proposed PSO-DSE terminates on either of the following conditions:
• Terminates when the maximum number of iteration have been exceeded.
• When no improvement is seen in global best among swarm population over last 10 iterations. Module library, behavioral description of DFG and predefined user parametric constraints for area and latency, control parameters of PSO (such as inertia weight, acceleration coefficients and swarm size p) are provided as direct inputs to the proposed DSE process (as indicated in Figure 7 ). In the proposed methodology, a particle (in a swarm p) comprising of resource configuration ( R n ) such as number of adders, multipliers etc. represents a potential solution for watermarking labeled as X i := ( R n ). Each design solution (initial as well as new solutions' explored by a particle) is fed to our watermarking block, which uses the resource configuration information specified in the design solution to generate a scheduled data flow graph (SDFG). This SDFG yields the latency information of the candidate watermarked solution, which is fed to the fitness block available in the PSO-DSE block. Subsequently, the controller is designed with storage variable information, followed by owner's signature selection. Then, the additional constraints corresponding to the signature are inserted as watermark in the controller. Once the watermark is embedded, then the hardware area information is extracted and fed into the fitness block of the PSO-DSE block. Now both the latency and hardware area of the watermarked solution are obtained, hence fitness evaluation is done to compare if the cost of the present watermarked solution is less than the previous one. In case of first iteration, there is no previous solution that exists. Therefore, without comparing cost, the local best and global best particle position is assigned, followed by determination of new particle position. However from second iteration onwards, if cost of present is found less than the previous solution, then local particle position is updated after comparison. Otherwise a new position is explored again. Once new better positions have been found for entire swarm population, then the global best is upgraded. The aforesaid process is repeated for the entire swarm size and continued until termination criterion (Z ) is achieved. This yields an optimal watermarked solution that minimizes the hybrid cost of latency and hardware area. In the upcoming sub-sections, we discuss how the particles are initialized/encoded, as well as how they move from one design solution to another using velocity concept in the DSE process. Figure 8 shows the graphical representation of a particle movement. 
1) INITIALIZATION OF PARTICLES
The position of particle can be expanded as follows. The particle position X i is given as:
The particles are uniformly distributed over the design space and are initialized as follows:
While rest of the particles (X 4 ...X i ) are initialized by:
where, α is a random integer between min and max of particular resource type or unrolling factor.
2) PARTICLE MOVEMENT USING VELOCITY
In PSO-DSE, each dimension (d) of a particle position X i (except the last dimension) is updated using the following function [33] , [36] :
The variable V
is updated by Eqn. 9 as follows:
The local best (X lb i ) and global best (X gb ) particle positions are updated using Eqn. 10 and Eqn. 11
Where, R
= new resource value of particle X i in d th dimension and R d i = resource value of particle X i in d th dimension.
V
= new velocity of i th particle in d th dimension. R d lb i = resource value of X lbi (local best position) in d th dimension ω = inertia weight R d gb = resource value of X gb in d th dimension b 1 b 2 = acceleration coefficients, which balances the effect of cognitive and social factor during exploration r 1 and r 2 = random numbers providing stochasticity.
J. SIGNATURE ENCRYPTION
As discussed before, in the proposed approach, the vendor's signature is encoded so that it can be embedded in the design. We note that different encoding techniques can result in different quality watermarking. Therefore, it important to have strong encoding scheme, such as ours, which includes multiple variables in the signature. Moreover, by employing cryptographic techniques the encoded signature can be transformed into a random message. After encoding the vendor's signature, it is enciphered and then embedded. The advantage of performing encoding followed by encryption is that it prohibits unauthorized users to gain knowledge of the signature as well as allows only the concerned designer to decrypt it using appropriate key. In our proposed approach, RSA encryption algorithm is used to encipher the signature data before embedding the extra constraints in the design (as mentioned in section 3.4). This double layered protection viz. multi-variable signature encoding and encryption makes the watermark generated through our proposed approach highly robust and difficult to remove/tamper. Without knowledge of cryptographic key as well as encoding rules, no one can break/tamper/remove the watermark from the IP design.
The resultant ciphertext corresponding to the signature data Table 2 for the motivational example shown in Figure 2 is provided below. Any watermarking scheme mandates inclusion of signature detection process. In our proposed approach, signature detection is accomplished by a two step process:
• Reverse Engineering: This phase intends to collect relevant information of the received IP in terms of structural property, specifications etc required to re-construct the controller design.
• Signature Verification: This step intends to verify the presence of vendor's signature in the received IP design. In order to perform the verification, firstly, the receiver needs to decrypt the cipher text using valid cryptographic key. On decryption, the encoded signature is decoded using the knowledge of the encoding rules. Finally, the availability of additional constraints as watermark is checked in the reverse engineered controller design. If the design indicates presence of additional constraints, then the received IP is genuine and valid, otherwise, the IP received is not from an authentic source. It is important to note that any changes made at the lower levels such as logic or physical do not affect the signature detection process since these aforesaid changes are not impacting the specifications at behavioral level. On the contrary, embedding watermark during HLS (behavioral level) also protects against any unwanted alterations made at the lower levels. Additionally, through the proposed signature encoding and detection process, the problem of ownership resolution in case of IP piracy can also be achieved. Figure 9 indicates the process of signature detection.
L. RESOLVING ATTACKS AND OWNERSHIP PROBLEM THROUGH PROPOSED APPROACH
An optimal watermark generated through the proposed approach not only minimizes hybrid cost in terms of objective functions such as hardware area and latency but also strongly protects against false claim of ownership and attacks listed below, through its two layered multi-variable signature encoding and encryption schemes. We use Alice and Bob example to discuss the cases, where Alice has a design "M", which is watermarked by signature "A". Bob is an attacker. • Embedding unauthorized signature: In the above scenario, Bob did not insert his signature but only tried to extract a signature from design "M". However it is possible that Bob inserts his signature in the purchased design "M". In such a case, the design will have both Alice's signature "A" and Bob's signature "B". Bob can claim that it is his design. The proposed approach will resolve such a conflict as the design with Alice only has his signature while the design with Bob has both signature "A" and "B".
• Tampering signature: In such cases, Bob tries to tamper the signature of Alice by applying some local alterations to the design. This will not be a common mode of attack chosen by Bob since applying local changes tend will worsen the quality of the design.
M. PROPERTIES/METRICS OF WATERMARK GENERATED THROUGH PROPOSED APPROACH
A quality watermark should exhibit multiple properties that make it better than the other available ones. The following properties/metrics are all satisfied by the watermark generated by the proposed approach:
• Minimization of cost: This metric indicates the expended cost of the watermark generated in terms a normalized weighted function of hardware area and latency. A watermark should have low hardware overhead (lower register count, lower hardware functional units and lower switching components) and consume less clock cycles. The optimal watermark generated by our proposed approach considering the user specified area and latency constraints ensures that a low-cost watermark is explored.
• Resiliency: A watermark should be robust and strong, which indicates that it should be very difficult to remove. Our watermark is based on a signature that contains multi-variable encoding and encryption that do not affect the quality of the design after insertion of watermark. This double layered protection of owner's signature makes the watermark extremely difficult to remove without complete knowledge of its encoding rules and encryption key. Besides, we distribute the watermark constraints throughout the IP design by adding extra edges in the colored interval graph, which makes it resilient against attacks. Additionally, the watermark embedded through the proposed approach is difficult to locate as the watermarking constraints are hidden in the register allocation step of high level synthesis.
• Fault tolerance:In case part of the watermark is removed by an attacker by fraudulent means, ownership still remains preserved because the watermarking constraints are distributed throughout the design. This makes the watermark fault tolerant to tampering.
• Adaptability to any CAD Tool: The watermark embedded should be compatible for any modern CAD tool. In our approach, the watermark is added as a preprocessing step hence integration of it with a modern CAD tool flow is seamless.
• Watermark creation time and signature detection time: Watermark creation should not be highly complex as complexity often adds to the implementation time.
More specifically, when exploring an optimal watermark from a set of numerous competitive design solutions' where evaluation of candidate watermark solutions' are required, the runtime should be within acceptable limits. In our proposed approach, the time taken to embed a watermark is very less. Besides, the signature detection is straightforward for a genuine person who has full knowledge of encoding rules and encryption key, but is extremely tedious for an attacker.
IV. EXPERIMENTAL RESULTS
This section presents the experimental results of the proposed approach. The proposed approach explores an optimal dynamic watermark to be embedded during HLS based on user specified design objectives of hardware area and latency. The watermarked solution explored in each iteration of the DSE process is subjected to cost evaluation for subsequent evolution, yielding a low-cost optimal solution. Multiple metrics are available for validating the effectiveness of the proposed approach and its comparison with available techniques. Metrics employed such as following are used:
• Cost of watermarked solution signifying quality of watermark in terms of embedding implementation cost
• Hardware overhead including functional hardware units and extra register required after embedding watermark
• Time consumed to embed watermark • Proof of authorship (ownership) signifying quality of watermark in terms of strength
• Effect of increase in watermark strength on register overhead. The result section is therefore divided into the following three sub-sections: (i) Results of watermarked solution for the proposed approach (ii) Comparison of the proposed approach with recent watermarking approach (iii) Analysis of effect of increase in watermark strength on register overhead as well as proof of authorship (ownership).
A. RESULTS OF THE PROPOSED WATERMARKING APPROACH IN TERMS OF EMBEDDING COST, SECURITY METRIC AND IMPLEMENTATION COMPLEXITY
Results of the proposed approach during DSE produces a final watermarked solution, which is a low-cost optimal solution that not only comprehensively satisfies the user specified upper constraints of hardware area and latency but also minimizes the embedding cost of implementation. Our approach is therefore capable to optimize the hardware area through iterative PSO-driven DSE, despite of register overhead that may occur due to insertion of watermark. For example as shown in Table 6 for JPEG IDCT benchmark, based on the user specified latency constraint (L cons ) and area constraint (A cons ) of 200us and 80000au, the proposed approach explores a low-cost optimal watermarked IP solution, which consumes 34062au within 101.16us. (Note: Resource characteristics with respect to 90nm technology scale, adopted from [30] - [32] are as follows: multiplier and adder have area = 2464au and 2032au, delay = 11000ns and 270ns, area of buffers and multiplexers = 126 au, respectively. Moreover, for all benchmark applications the data width of both adder and multiplier unit is 32 bits) The cost of each candidate watermarked solution is evaluated through the following function:
Where, C f (X i ) is the cost of particle with resource set X i , A max and L max are the solutions with maximum area and delay in the design space, w 1 and w 2 are the user defined weights both kept at 0.5 during exploration to provide equal preference. For the proposed approach, the cost of the final watermarked solution for all benchmarks is in negative magnitude, indicating that the final solution is within user specified limits of hardware area and latency. Table 6 (second last column and last column) shows the time taken for complete DSE to generate an optimal watermarked and non-watermarked solution respectively. As evident, there is not much increase in the computational runtime by incorporating the watermark during DSE, therefore, the time taken for complete DSE to generate an optimal watermarked solution is within acceptable range. Figure 10 shows the respective runtime of the benchmarks tested ranging from small to medium to large sizes. As evident the proposed approach is scalable as it is able to generate low-cost watermark solution for larger size benchmark(MESA INTERPOLATE) within acceptable range (in approx 5.88s) Further the pareto optimal set representing the unique non dominated solution set indicating trade off between area and delay is shown in Figure 11 respectively for various benchmarks. Table 7 shows the impact on storage overhead with doubling up of signature strength (watermark protection). i.e. with the increase (doubling) in number of watermark constraints imposed, what effect it has on the storage overhead of the final IP design. In this experiment, we have re-applied a new watermark every time (by doubling its constraints) on the same original design to observe its relative impact on the storage overhead. When doubling the watermark constraints, the previous watermark constraints were retained along with addition of some new constraints. This was done in order to make a relative comparison between the two watermarks (previous and new with stronger signature) applied on the same original design. In other words if the previous watermark had 15 constraints (represented by 15 specific additional edges) then the new watermark with 30 constraints will also have the same old constraints (same 15 edges of previous watermark) as well as 15 new constraints (new 15 edges). This process is maintained whenever a watermark is doubled. In Table 7 , the 2nd column indicates the number of storage variables present in the design while the 3rd column indicates the registers required before embedding watermark constraints. Column 4-12 indicate the extra register overheads occurred due to addition of more watermarking VOLUME 4, 2016 constraints (increasing watermarking strength). The variable k indicates the number of extra registers required for embedding the watermark constraints. Please note that we keep on doubling the watermark constraints to see its impact on storage overhead as long as no more addition of constraints is possible. As evident from Table 7 , on doubling the watermark strength (with any signature pattern), either the storage overhead increases or remains same. This trend is irrespective of watermark embedded and benchmark applied on. The results in Table 7 also confirm our intuition that with the increase in signature strength (watermark protection), the probability of yielding the same solution (same register count) decreases, as the increase in signature strength in the design contributes to the addition of more watermarking constraints, which in turn may not allow keeping the same register count (coloring solution) as before. Table 8 reports the probability of coincidence for the proposed approach, measured as the probability of generating the same colored solution with the signature and it indicates the proof of authorship (strength/quality of the watermark). The function for evaluation of this metric is derived from [2] is defined as follows: Where, P c = the probability of coincidence, c = number of colors used, w = number of watermarking constraints (strength of the signature in terms of number of digits used). As evident from Table 8 , as the signature strength increases (watermark constraints), the probability of coincidence decreases, which indicates that with increase in signature strength, proof of authorship is stronger. This matches our intuition, as adding more constraints does not allow retaining the same coloring solution (register allocation) due to chances of more storage overhead. Therefore, in order to obtain a stronger proof of authorship, a large size signature (increased signature strength) is to be chosen. Table 9 and Table 10 reports the probability of tampering for the proposed approach, measured as the probability of removing one or more signature bits by changing the colors of one node. The probability that no signature bit is removed is the probability that there are no additional edges between nodes of same color. The function for evaluation of P T is derived from [2] and is defined as follows:
where, P T = probability of tampering, w = number of watermarking constraints (strength of signature), n = number of storage variables, p = edge probability and c = number of colors used. As evident from Table 9 and Table10, as the signature strength increases, the probability of tampering increases. Therefore, it is better to use a smaller signature to prevent tampering. So far in the literature only two approaches [2] , [3] have been presented that embeds watermarking at the behavioral/architectural level (during one of the high level synthesis steps). However the most recent and popular approach that embeds watermarking at behavioral level is presented in [2] . Other watermarking approaches available in the literature have embedded watermarking at other design abstraction levels (lower level). Therefore, we present an extensive comparison, qualitative and quantitative, with the watermarking approach embedded at behavioural level in [2] only.
Results of comparison with recent watermarking technique indicate that the watermarked solution obtained by [2] is much higher in implementation embedding cost than the proposed approach. Quality of watermark design in terms of final cost is inferior for [2] compared to the proposed approach. This is because in [2] , amongst the numerous competitive design solutions present, DSE of optimal watermark was not performed. Employing intelligent evolutionary heuristics like used in the proposed approach, can solve the problem of searching an optimal watermarked solution. Moreover, the hardware overhead occurring due to embedding watermark has not been accounted, when selecting a watermarked solution. Besides, above, optimization of switching devices in the original controller design before insertion of watermark was also not performed. As evident in Table 11 for same watermark strength (w = 15), this has resulted in higher implementation cost of watermarked solution for [2] indicated by positive magnitude signifying that either of the design objectives exceeding the user constraints (either area or latency). Owing to the aforesaid reasons, the proposed approach is able to explore a low-cost watermarked solution. Table 11 also reports the number of hardware units (functional units) and registers required for implementing the watermarked solution with respect to both ours and recent technique [2] for w = 15.
Table12 reports a comparison of watermark creation time using the proposed approach and [2] when same number of watermarking constraints were applied on both original designs. As evident from Table 12 , the watermark creation runtime for the proposed approach is much less than [2] . This lower time complexity to generate a watermark through the proposed approach also helps in DSE process, where evaluation of various competitive design alternatives is made, to be within acceptable limits. Further, as indicated in the 2nd and 3rd columns, the proposed approach includes 4 variables during signature encoding, while [2] includes only 2 variables. This indicates that the signature of the proposed approach is stronger and resilient against attacks than [2] , since, in order to penetrate the proposed signature, the attacker would require complete encoding knowledge of all the 4 variables. Table 13, Table 14 and Table 15 report the comparison of storage hardware (registers) used in final watermarked solution for ours and [2] with respect to various signature strengths (watermark constraints). As seen, our approach results in watermarked solutions with less storage overhead than [2] for most benchmarks, which is a desirable feature. This is due to the optimization of hardware area performed in the proposed DSE approach.
V. CONCLUSION AND FUTURE WORK
This paper presented a novel approach for exploring optimal dynamic watermarking for protection of reusable IP cores during register allocation phase of HLS (i.e. at behavioral level). The proposed approach is capable to explore a low embedding cost optimal watermark that comprehensively satisfies user specified constraints of area and latency. The watermark generated through the proposed approach is based on a multi-variable signature encoding scheme, which makes the watermark robust and secured. Besides, the low-cost optimal watermark generated by our approach, satisfies the following properties: strong proof of authorship, resiliency, fault tolerance, lower watermark embedding time and adaptability to any CAD tool. Our experimental results have confirmed that the proposed approach incurs low embedding cost and lower register (storage) overhead than a recent work. The proposed approach performs trade-off in hardware area and latency amongst competitive design solutions' available in the design space and explores a low-cost solution for optimal watermarking.
We intend to extend the current work of watermarking for IP protection to other HLS steps such as scheduling and binding. This would enable us to perform an assessment of which HLS step is better suited for embedding watermark for performing IP protection. We also plan to perform trade-off with respect to other design objectives such as power and reliability for exploring optimal watermarking. Finally, development for a new signature encoding is intended that increases robustness and watermark quality further. His research interest includes optimization during design space exploration for hardware accelerators, high level synthesis, fault secured high level synthesis, hardware trust in high level synthesis, digital watermarking, evolutionary computing, and physical design using CAD. He has around 93 research contributions, which include more than 45 journals, patents, and invited book chapters from IET, Elsevier, the IEEE, Springer, and USPTO/CIPO/IPO. He is owner 11 patents (granted/published/pending). His patents generated funding from the Ontario Center of Excellence, Canada. He had performed industry interactive research extensively for more than two years with Calypto, Bluespec, BEECube, and Huawei Canada during development of his Ryerson Design Space Exploration Tool arising from his patent. For his excellence in doctoral research, he has been awarded/nominated by the Ministry of Training, Colleges and Universities, Ontario for multiple years through OGS as well as by Ryerson University through GREA, RGA, and NSERC ICA for consecutive years.
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